Assert Property vs Cover Property

SystemVerilog
8

In reply to dmitryl:

Dave,

  How "assert" will let us know that it is passed at least once.