Assert is failing before I do assertoff at time 0 in initial block

SystemVerilog
, , ,
2

In reply to ravitejavoora:

Most simulators provide a command-line option to disable assertions. Refer to your tool documentation or contact your vendor support team for additional assistance.