Applying delay to logic in interface using heirarchy reference does not work

SystemVerilog
,
2

In reply to moganesh:

You need to explain what “working” and “not working” means.