Application of interface classes in System verilog

SystemVerilog
, ,
3

I’ve written two blog posts, one on interface classes and one on faking multiple inheritance. You can find them here:

SystemVerilog 2012 Has Even More ‘Class’
Fake It 'til You Make It - Emulating Multiple Inheritance in SystemVerilog

These are based on some toy examples.