In reply to mdzaheer92:
The solution is to write SV assertions (SVA) which reflect exactly this timing. SVA provides constructs also to model behavior which has no fixed timing like an interrupt has. You are expecting the interrupt in a timimng range of a certain length.