Any ideas on how to constrain a variable so that there are no repeated adjacent digits in its decimal representation?

SystemVerilog
,
2

In reply to svq:
You can use the sum() reduction method for the Binary Coded Decimal conversion in a constraint instead of using post_randomize().

random_variable == BCD.sum() with (item*10**item.index)