Any good example to understand Auxiliary code in system verilog assertions

SystemVerilog
,
3

In reply to ben@SystemVerilog.us:

Thank you ben for your reply.

can you give some idea about auxiliary reset.
(combination of different resets)…