Verification Academy
"always_ff" clearity
SystemVerilog
SystemVerilog
chandnidodiya
December 6, 2018, 9:11am
3
For this, always_ff @ (posedge clk, negedge rst_n), “,” refers to “OR” or “AND” operation?
show post in topic