In reply to adharshh:
It’s confusing to me what you are aying. I understood you are developing UART VIP with master and slave functionality. In the verification scenario your DUT is either a master or a slave. If the DUT is a master your VIP has to be configured as slave and vica versa. But you’ll not use the master and slave functionality at the same time. Correct?