In reply to albert.waissman@intel.com:
I don’t know exactly what’s in your sequence, but it boils down to… the definition of your transactions should already by abstracted from a specific interface. So at block, subsystem, or top SoC level, your transaction class is the same. The bus specific intelligence lies in the driver and/or interface. Some more details of your sequence would probably help tho…