Accessing the UVM RAL model handle inside the testbench module

UVM
,
4

In reply to nvjoshi85:
OK, I understand.
Could you please explain in some more Details where and how do you implement your RL model in the toplevel module.