Accessing a generate block hierarchy

SystemVerilog
9

In reply to suhas.ns:
You need to show a complete self contained example that demonstrates the problem as I’m unable to reproduce your issue.