Verification Academy
Access parameterized Interface port's size from within module
SystemVerilog
SystemVerilog
dave_59
June 29, 2015, 2:50pm
2
In reply to
Amal
:
Your code worked for me. Contact your tool vendor for support.
show post in topic