Abstract Classes and constraints?

SystemVerilog
, ,
7

In reply to Mark Curry:
Thanks for the detailed example and explanation. I don’t have enough time to spend on this right now, but hopefully we can get some more ideas here.