A simple assertion; req implies ack; does not fail

SystemVerilog
, , ,
9

In reply to ben@SystemVerilog.us:

Hi Ben,
Why all statements in column P1,P2 are same?