A simple assertion; req implies ack; does not fail

SystemVerilog
, , ,
6

In reply to ben@SystemVerilog.us:

Great. That makes perfect sense. I tried the first_match solution and it gives me exactly what I was looking for. Should have thought of it.

Thanks very much for your time.