A simple assertion; req implies ack; does not fail

SystemVerilog
, , ,
11

In reply to ben@SystemVerilog.us:

Hi Ben, Thanks for reply
I am confused the meaning of " evaluation attempt". Would you explain to me?
And what is assertion property attempt?
Thanks a lot!