In reply to Naven8:
Thank you very much, Dave!
Another question: you said that this syntax is supported by most synthesis tools, is there any IEEE standard about “Systemverilog synthesis syntax”? I have searched for a long time, but didn’t find this kind of standard document.