In either verilog/SV your code should be reported as a error.(Not sure whether there are exceptions to this statement)
Use compile directives to force the tool to use verilog keywords in a file.
`begin_keywords "1364-2005"
module m1...
...
endmodule
`end_keywords