3*3 matrix : SV constraint to make right diagonal elements zero

SystemVerilog
, ,
3

In reply to dave_59:

Hi Dave,

What is the difference between these two 0 assignment statements:
(1) array[a][b] == '0;
(2) array[a][b] == 0;