If I created several constraints like below
class my_trans extends uvm_sequence_item;
rand bit a;
rand bit b;
rand bit c;
constraint AA {
a == 1;
}
constraint BB {
b == 1;
}
endclass
How to enable AA only in my first testcase and enable BB only in my second testcase, and enable all constraints in my others testcase ?