Constraint for 32 bit data to contain 20 ones

SystemVerilog
1

write the constraint for 32 bit data signal that has to contain 20 one’s only

2

In reply to sriman:

v]\https://verificationacademy.com/forums/systemverilog/random-constraint-rand-bit-2550-foo.#reply-42403

3

Thank you sir