How to verify the internal state in uvm

UVM
2

See Updated Example Code from DVCon Paper: The Missing Link: The Testbench to DUT Connection