In reply to dave_59:
Hi Dave,
As per my understanding, taking “array of covergroup inside a class, with covergroup definition outside class” is a valid SystemVerilog semantic.
Can you please confirm about the same? Also, it would be great if you can point to or copy paste the LRM description for the same. I could not find the exact mention about this in LRM.
Best Regards,
Gaurang