Verification Academy
How could I co-simulate a baseline and modified DUT?
OVM
OVM
dave_59
May 16, 2013, 6:03am
2
A Verilog
configuration
can help you here. (config/endconfig)
show post in topic