How could I co-simulate a baseline and modified DUT?

A Verilog configuration can help you here. (config/endconfig)