Having problem with state transition coverage

Coverage
5

In reply to ben@SystemVerilog.us:

Actually, I want to cover IDLE[1:N0]=>{NON_SEQ=>SEQ[1:MAX]}[1:N1]=>IDLE[1:N2] kind of transition in the covergroup for AHB.

Thanks,
Munjal