Disabling a covergroup or coverpoint

In reply to jaswanth_b:

You can also set the weight of a covergroup/coverpoint to 0 from within your SystemVerilog testbench.