Difference between below 2 sequences?

SystemVerilog
2
  1. is an implication property, not a sequence.
    Assertions