In reply to tsb_matumoto:
Cross coverage between different covergroups is not allowed by the currently SystemVerilog standard. Some tools have experimented with it, but you are right to point out that the sampling semantics between the two covergroups is a major hurdle in making it work.