UVMC Connection Example - SV to SC, SV side

This example shows an SV producer driving an SC consumer via a TLM connection made with UVMC. See UVMC Connection Example - SV to SC, SC side to see the SC portion of the example.

The sv_main top-level module below creates and starts the SV portion of this example. It does the following:

Creates an instance of a producer component
Registers the producer’s out socket with UVMC using the string “foo”. During elaboration, UVMC will connect this port with a port registered with the same lookup string. In this example, the match will occur with the consumer’s in port on the SC side. We do not specify the transaction type, so the default uvm_tlm_generic_payload is used.
Calls run_test to start UVM simulation

TLM connections would normally be made in the connect_phase callback of a UVM component. This example does not show that for sake of highlighting the UVMC connect functionality.

Summary

UVMC Connection Example - SV to SC, SV side
This example shows an SV producer driving an SC consumer via a TLM connection made with UVMC.

../../../uvmc/examples/connections/sv2sc.sv

//
//------------------------------------------------------------//
//   Copyright 2009-2012 Mentor Graphics Corporation          //
//   All Rights Reserved Worldwid                             //
//                                                            //
//   Licensed under the Apache License, Version 2.0 (the      //
//   "License"); you may not use this file except in          //
//   compliance with the License.  You may obtain a copy of   //
//   the License at                                           //
//                                                            //
//       http://www.apache.org/licenses/LICENSE-2.0           //
//                                                            //
//   Unless required by applicable law or agreed to in        //
//   writing, software distributed under the License is       //
//   distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR   //
//   CONDITIONS OF ANY KIND, either express or implied.  See  //
//   the License for the specific language governing          //
//   permissions and limitations under the License.           //
//------------------------------------------------------------//

import uvm_pkg::*; 
import uvmc_pkg::*;

`include "producer.sv"

module sv_main;

  producer prod = new("prod");

  initial begin
    uvmc_tlm #()::connect(prod.out, "foo");
    run_test();
  end

endmodule