Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IQ
      • Verification IP
      • Static-Based Techniques
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Introduction to UVM
      • UVM Basics
      • Advanced UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Featured & On-Demand

      • Questa Verification IQ - April 11th
      • Continuous Integration
      • SystemVerilog Assertions
      • SoC Design & Functional Safety Flow
      • 2022 Functional Verification Study
      • Design Solutions as a Sleep Aid
      • CDC and RDC Assist
      • Formal and the Next Normal
      • Protocol and Memory Interface Verification
      • Webinar Calendar
    • On-Demand Library

      • Practical Flows for Continuous Integration
      • Lint vs Formal AutoCheck
      • The Three Pillars of Intent-Focused Insight
      • Formal Verification Made Easy
      • Fix FPGA Failures Faster
      • HPC Protocols & Memories
      • FPGA Design Challenges
      • High Defect Coverage
      • The Dog ate my RTL
      • Questa Lint & CDC
      • Complex Safety Architectures
      • Data Independence and Non-Determinism
      • Hierarchical CDC+RDC
      • All On-Demand Recordings
    • Recording Archive

      • Aerospace & Defense Tech Day
      • Exhaustive Scoreboarding
      • Improving Initial RTL Quality
      • CDC Philosophy
      • Hardware Emulation Productivity
      • Visualizer Debug Environment
      • Preparing for PCIe 6.0: Parts I & II
      • Automotive Functional Safety Forum
      • Siemens EDA Functional Verification
      • Improving Your SystemVerilog & UVM Skills
      • All Webinar Topics
    • Conferences & WRG

      • Industry Data & Surveys
      • DVCon 2023
      • DVCon 2022
      • DVCon 2021
      • Osmosis 2022
      • All Conferences
    • Siemens EDA Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • EDA Xcelerator Academy(Learning Services) Verification Training, Badging and Certification
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification IQ
      • Verification Horizons Blog
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - March 2023
      • Verification Horizons - December 2022
      • Verification Horizons - July 2022
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Academy News
      • Contact Us
    • Training

      • Learning @OneGlance (PDF)
      • SystemVerilog & UVM Classes
      • Siemens EDA Classes
  • Home
  • Verification Horizons
  • September 2021
  • Good Things Come in Pairs, Including Acquisitions and Digital Twins!

Good Things Come in Pairs, Including Acquisitions and Digital Twins!

Verification Horizons - Tom Fitzpatrick, Editor

 | Verification Horizons - September 2021 by Tom Fitzpatrick - Siemens EDA



“We are now uniquely positioned as Siemens EDA to provide more value beyond our traditional EDA competitors and help our customers verify their systems and chips well into the future.”
—Tom Fitzpatrick

Welcome to this very special edition of Verification Horizons! As many of you are aware, Mentor Graphics was acquired by Siemens a few years ago, and things were finally completed earlier this year. That means that we are now Siemens EDA, and I am excited to share with you – for the first time in Verification Horizons – some of what you can expect to see as a result of this process. I recently spoke with Ravi Subramanian, our Senior VP of IC Verification Solutions, to get his take on all the great things we’ve been able to accomplish since officially becoming Siemens EDA. He told me that the Siemens acquisition a few years ago gave us a unique opportunity to invest in our traditional product portfolio and to build solutions combining the best of our Mentor heritage with the breadth of Product Lifecycle and other key technologies from Siemens. Combined with the resources to acquire complementary tools, technologies, and solutions, we are now uniquely positioned as Siemens EDA to provide more value beyond our traditional EDA competitors and help our customers verify their systems and chips well into the future.

Perhaps the highest profile move we made was our acquisition of OneSpin Solutions. To help answer some of the questions I’m sure many of you have about this merger, I interviewed my old friend, Harry Foster, our Chief Scientist for Verification and my new friend, Dominik Strasser, co-founder of OneSpin, to get their thoughts on the many ways we can now work together to provide solutions for our customers in a variety of industries. I’d like to take this opportunity to welcome Dominik and the whole OneSpin team to the Siemens EDA family.

One of the really exciting aspects for me of being part of Siemens is our strong commitment to the idea of a “digital twin” where the goal is to simulate not just a chip, but also the whole system in which the chip will operate. In a way, this is kind of like what I’ve been doing in coming up with new ways to model the environment in which a chip will operate (which we have traditionally viewed as a testbench), but taken to a much higher level. Think about simulating a chip as part of an assembly that controls a critical piece of a fighter jet that’s engaged in a dogfight, and making sure that the whole aircraft performs as required, or simulating the chip as part of a self-driving car that has to communicate with all the other cars and the traffic lights, as well as recognize road signs and pedestrians. Well, Siemens has thought about that, and in “Digital Thread, Digital Twin, and IC Development,” my friend Ray Salemi and Lisa Murphy explain how all of that will actually work.

The digital twin is explored in a little more detail in “Addressing the Trends and Challenges of Automotive IC Development,” by my colleague Ann Keffer. This article highlights how the digital twin, through the integration of our Functional Safety solutions with the Siemens Xcelerator portfolio of software and services, lets you verify and validate a vehicle and its subsystems in a variety of scenarios.

Our next article, by several of my Siemens colleagues and our friend Tammy Reeve of Patmos Engineering, one of the recognized experts in the DO-254 standard for verification of airborne electronics, looks at “Deploying HLS in a DO-254/ED-80 Workflow”. HLS helps “shift left” much of the verification, and this article helps show how to take advantage of that fact in a way compatible with DO-254.

Next, we have a trio of articles highlighting our Hardware-Assisted Verification (HAV) solutions. We begin with Jean-Marie Brunet, Senior Director in our Scalable Verification Solutions Division, and Lauro Rizatti, a well-respected HAV expert, taking us on a tour of “HW Assisted Verification Through the Years.” This retrospective highlights the strengths and weaknesses of emulation versus FPGA prototying, and how the two have evolved to become highly complementary in recent years. Then in “Veloce Hardware-Assisted Verification – Complete, Unified, and Progressive,” Jean-Marie shows us how our Veloce Strato emulators and Veloce Primo FPGA prototyping system give you an integrated solution that lets you trade off speed for design visibility in a unified flow. We end this section with “Veloce Prototyping Solutions Accelerate Verification of HPC AI-Enabled SoCs” by my friend Steve Bailey and Antonio Costa, where they take us on a journey of how to meet requirements and accelerate time-to-market on a High-Performance Computing Artificial Intelligence SoC design. Steve and Antonio build on Jean-Marie’s article and go into more depth specifically on the FPGA prototyping side of the equation.

Our next two articles highlight some great new capabilities in our Visualizer Debug Environment, starting with “Hug the Debug – Before It’s Too Late” by my colleague Sumit Vishwakarma. This first article shows how we’ve integrated analog, real-number modeling and mixed-signal debug in Visualizer along with all of the powerful digital and testbench debug features that many of you have come to know and love. Then, in “Questa Visualizer Adds Coverage Analysis to the Platform,” my colleague Yara Esam walks us through a new coverage-centric approach to debug. By elevating coverage to a “first-class” view in Visualizer, you can now use the debugger to focus your efforts proactively on closing coverage holes, including starting with a coverage view of your design and clicking through to see where in the design the problem lies and why it’s a problem to begin with.

In “Verifying a DDR5 Memory Subsystem,” my colleagues Raman Jain and Kamlesh Mulchandani introduce some of the issues that arise in trying to verify the new high-speed DDR5 memory protocol using our latest Questa Verification IP (QVIP) solution. Raman and Kamlesh walk us through actually using the DDR5 QVIP to make sure that your system can handle the increased complexity.

We round out the tool-centric set of articles with “Expediting Simulation Turnaround Time with Incremental Build Flows” by my friend Neil Johnson, where he looks at how best to organize your files and use the unique compilation abilities in Questa to let you get back into simulation as quickly as possible if you need to make a design change. And last, but not least, my long-time friend and colleague (even before our Mentor/Siemens days) Dave Rich, reminds us that, even as we’ve become Siemens EDA, we continue our commitment to standards development. As always, we support standards because we remain confident that we can provide superior tools and solutions for our users compared with our competitors. Now that we are Siemens EDA, that commitment and confidence will only grow stronger.

On a closing note, you’ll notice that this issue of Verification Horizons is the first we’ve ever done that is completely on-line. We hope you like this new format and look forward to hearing any feedback you may have. Since DAC has been postponed to December, where we plan to have our next issue available, I’ll just take this opportunity to wish you all a great summer. Thanks for checking out Verification Horizons again, and I hope we’ll be able to be together in person soon.

Respectfully submitted,
Tom Fitzpatrick
Editor, Verification Horizons

Back to Top

Table of Contents

Verification Horizons Articles:

  • Good Things Come in Pairs, Including Acquisitions and Digital Twins!

  • Technologist Interview: What Siemens’ Acquisition of OneSpin Means for Formal Verification – and You

  • Digital Thread, Digital Twin, And IC Development

  • Addressing the Trends and Challenges of Automotive IC Development

  • Deploying HLS in a DO-254/ED-80 Workflow

  • Hardware-Assisted Verification Through the Years

  • Veloce Hardware-Assisted Verification – Complete, Unified, and Progressive

  • Veloce Prototyping Solutions Accelerate Verification of HPC AI-Enabled SoCs

  • "Hug the Debug" – Before It’s Too Late

  • Questa Visualizer Adds Coverage Analysis to the Platform

  • Verifying a DDR5 Memory Subsystem

  • Expediting Simulation Turn-around Time with Incremental Build Flow

  • Standards Participation at Siemens EDA

Siemens Digital Industries Software

Siemens Digital Industries Software

#TodayMeetsTomorrow

Portfolio

  • Cloud
  • Mendix
  • Electronic Design Automation
  • MindSphere
  • Design, Manufacturing and PLM Software
  • View all Portfolio

Explore

  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Customer Stories
  • Partners
  • Trust Center

Contact

  • VA - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Give us Feedback
© Siemens 2023
Terms of Use Privacy Statement Cookie Statement DMCA