Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IQ
      • Verification IP
      • Static-Based Techniques
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Introduction to UVM
      • UVM Basics
      • Advanced UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Featured & On-Demand

      • RISC-V Design - Webinar
      • Exploring Formal Coverage
      • Processor Customization
      • Interconnect Formal
      • Formal and the Next Normal
      • Formal Verification Made Easy
      • Data Independence and Non-Determinism
      • Exhaustive Scoreboarding
      • Visualizer Debug Environment
      • Webinar Calendar
    • On-Demand Library

      • SystemVerilog Assertions
      • Practical Flows for Continuous Integration
      • Continuous Integration
      • Questa Verification IQ
      • Avery & Siemens VIP
      • Protocol and Memory Interface Verification
      • HPC Protocols & Memories
      • Preparing for PCIe 6.0: Parts I & II
      • High Defect Coverage
      • SoC Design & Functional Safety Flow
      • Complex Safety Architectures
      • All On-Demand Recordings
    • Recording Archive

      • Lint vs Formal AutoCheck
      • FPGA Design Challenges
      • Design Solutions as a Sleep Aid
      • Fix FPGA Failures Faster
      • CDC and RDC Assist
      • The Dog ate my RTL
      • Questa Lint & CDC
      • Hierarchical CDC+RDC
      • Improving Initial RTL Quality
      • CDC Philosophy
      • Hardware Emulation Productivity
      • The Three Pillars of Intent-Focused Insight
      • All Webinar Topics
    • Conferences & WRG

      • 2022 Functional Verification Study
      • Improving Your SystemVerilog & UVM Skills
      • Automotive Functional Safety Forum
      • Aerospace & Defense Tech Day
      • Siemens EDA Functional Verification
      • Industry Data & Surveys
      • DVCon 2023
      • DVCon 2022
      • DVCon 2021
      • Osmosis 2022
      • All Conferences
    • Siemens EDA Learning Center

      • EDA Xcelerator Academy(Learning Services) Verification Training, Badging and Certification
      • View all Xcelerator Academy classes
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification IQ
      • Verification Horizons Blog
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - July 2023
      • Verification Horizons - March 2023
      • Verification Horizons - December 2022
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Academy News
      • Contact Us
    • Training

      • Learning @OneGlance (PDF)
      • SystemVerilog & UVM Classes
      • Siemens EDA Classes
  • Home
  • Verification Horizons
  • March 2022
  • From Golf Swings to Complex Systems, We Will Always Detect, Fix, Measure, and Improve

From Golf Swings to Complex Systems, We Will Always Detect, Fix, Measure, and Improve

Verification Horizons - Tom Fitzpatrick, Editor

 | Verification Horizons - March 2022 by Tom Fitzpatrick - Siemens EDA



“As we know, if you can’t detect a problem, you can’t fix it. And if you can’t measure something, you can’t improve it.”
—Tom Fitzpatrick

Welcome to the DVConUS 2022 issue of Verification Horizons. As I may have mentioned previously, I am an avid golfer. Unfortunately, since I live in Massachusetts, my golfing opportunities this time of year are somewhat limited. I will admit to having a putting mat in my home office that I use regularly, but I don’t have room to swing any of my other clubs. As a result, it usually takes me some time at the beginning of each season to get my swing back in a groove. On top of that, I was unable to improve my scores last year as much as I had hoped, so this winter, I’ve adopted a new strategy: simulation!

That’s right. I’ve actually figured out how to relate my golf game to functional verification. As we know, if you can’t detect a problem, you can’t fix it. And if you can’t measure something, you can’t improve it. So, just as we have simulators and other tools for functional verification, I started using a simulator and taking lessons to improve my golf game. A new indoor golf facility just opened near my house, so now I can not only hit balls every weekend, but the simulator tracks and measures every aspect of my swing, so I know what I need to improve. I have learned two very important lessons. The first is that I am doing things of which I was unaware. The second is that there are some things I thought I was doing, but it turned out that I was doing something else. I won’t bore you with the details, but I have managed to add distance and accuracy (when I swing correctly) to my shots, which is the whole point. Being able to hit regularly over the winter and see my progress has me excited for the coming season.

As always, we have a great slate of articles in this issue that I hope you’ll find similarly enlightening. In our first article, “NVMe-oF – Simple, Invisible Fabric to Cloud Storage,” we learn some of the advantages of the new NVMe-OF (Non-Volatile Memory Express Over Fabrics) protocol for memory-intensive applications, allowing faster and more efficient connectivity between storage and servers while reducing CPU utilization on the host servers. As with anything, these advantages come at the cost of additional verification complexity, so we’ll also see how the NVMe-OF QVIP component can help you build a verification environment to handle these issues.

Our new Visualizer Debug Environment gives you a unified user interface to all our functional verification tools. So, no matter which tool you’re using, you’ll find “Getting to Know Visualizer” to be a really useful introduction to this important tool. In fact, there’s
so much to tell you about Visualizer we could only include Part One in this issue. Be sure to come back to our next issue in July to see what else Visualizer can do for you.

In the following two articles, we’ve partnered with some of our friends to share some ideas on achieving DO-254 compliance. In “Enabling Model-Based Design for DO-254 Certification Compliance,” our friends at MathWorks discuss a Model-Based workflow driven by requirements that uses Simulink and Questa together to take you from concept through the implementation of a DO-254-compliant project. In “How Do You “Qualify” Tools for DO-254 Programs?” our friends from Patmos Engineering Services walk us through the complicated process to qualify a tool to be used in a DO-254 project. As you’ll see, the advantage of having DO-254 specialists like Patmos as partners is that we’ve already qualified our tools, so at any step of a DO-254 project, you can be confident that your Siemens EDA tool is the right tool for the job.

We switch gears a bit and bring you “Reflections on Users’ Experiences with SVA” from our friend and noted SystemVerilog Assertions expert Ben Cohen. Ben was kind enough to share his thoughts on some of the “gotchas” that he’s seen over the years. In Part One (Part Two will be in the July issue), we’ll see what Ben recommends for expressing requirements for assertions and learn some critical SVA concepts and terminology.

Our friends at Bitec will show us “A Faster Approach to Co-Simulation Using Questa and VPI.” I love articles like this because I actually did a rudimentary version of this many years ago as a young engineer. Of course, the problem has changed dramatically over the years. As you know, we need to run software, which defines a substantial portion of the overall system functionality, but for the most part, simulating
the actual CPU model is unnecessary overhead. Bitec has developed a unique VPI library that works with their VIP to solve this problem.

Last but not least, our friends at EmLogic introduce us to “UVVM – VHDL Verification Methodology for Faster and Better FPGA and ASIC Verification.” As you all know, I’m a huge SystemVerilog and UVM fan. But to my amazement (NOTE: this is sarcasm), there are still engineers who prefer VHDL. Well, UVVM brings many of the advantages of structured modular, reusable verification components from UVM to the VHDL community. This brief overview will introduce you to this new verification library and show you how it can make your VHDL verification efforts more effective and efficient.

So, while I work on improving my golf game, I hope that you all will find something in this issue of Verification Horizons to improve your verification game. While it’s unlikely that I’ll be out on the golf course before you read this, I hope to continue getting positive results from the simulator. You’ll have to wait for the DAC issue in July to hear if that translates to the course.

Respectfully submitted,
Tom Fitzpatrick
Editor, Verification Horizons

Back to Top

Table of Contents

Verification Horizons Articles:

  • From Golf Swings to Complex Systems, We Will Always Detect, Fix, Measure, and Improve

  • NVMe-oF – Simple, Invisible Fabric to Cloud Storage

  • Getting to Know Visualizer

  • Enabling Model-Based Design for DO-254 Certification Compliance

  • How Do You “Qualify” Tools for DO-254 Programs?

  • Reflections on Users’ Experiences with SVA

  • A Faster Approach to Co-Simulation Using Questa and VPI

  • UVVM – VHDL Verification Methodology for Faster and Better FPGA and ASIC Verification

Siemens Digital Industries Software

Siemens Digital Industries Software

#TodayMeetsTomorrow

Portfolio

  • Cloud
  • Mendix
  • Electronic Design Automation
  • MindSphere
  • Design, Manufacturing and PLM Software
  • View all Portfolio

Explore

  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Customer Stories
  • Partners
  • Trust Center

Contact

  • VA - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Give us Feedback
© Siemens 2023
Terms of Use Privacy Statement Cookie Statement DMCA