Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IQ
      • Verification IP
      • Static-Based Techniques
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Introduction to UVM
      • UVM Basics
      • Advanced UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Featured & On-Demand

      • Questa Verification IQ - April 11th
      • Continuous Integration
      • SystemVerilog Assertions
      • SoC Design & Functional Safety Flow
      • 2022 Functional Verification Study
      • Design Solutions as a Sleep Aid
      • CDC and RDC Assist
      • Formal and the Next Normal
      • Protocol and Memory Interface Verification
      • Webinar Calendar
    • On-Demand Library

      • Practical Flows for Continuous Integration
      • Lint vs Formal AutoCheck
      • The Three Pillars of Intent-Focused Insight
      • Formal Verification Made Easy
      • Fix FPGA Failures Faster
      • HPC Protocols & Memories
      • FPGA Design Challenges
      • High Defect Coverage
      • The Dog ate my RTL
      • Questa Lint & CDC
      • Complex Safety Architectures
      • Data Independence and Non-Determinism
      • Hierarchical CDC+RDC
      • All On-Demand Recordings
    • Recording Archive

      • Aerospace & Defense Tech Day
      • Exhaustive Scoreboarding
      • Improving Initial RTL Quality
      • CDC Philosophy
      • Hardware Emulation Productivity
      • Visualizer Debug Environment
      • Preparing for PCIe 6.0: Parts I & II
      • Automotive Functional Safety Forum
      • Siemens EDA Functional Verification
      • Improving Your SystemVerilog & UVM Skills
      • All Webinar Topics
    • Conferences & WRG

      • Industry Data & Surveys
      • DVCon 2023
      • DVCon 2022
      • DVCon 2021
      • Osmosis 2022
      • All Conferences
    • Siemens EDA Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • EDA Xcelerator Academy(Learning Services) Verification Training, Badging and Certification
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification IQ
      • Verification Horizons Blog
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - March 2023
      • Verification Horizons - December 2022
      • Verification Horizons - July 2022
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Academy News
      • Contact Us
    • Training

      • Learning @OneGlance (PDF)
      • SystemVerilog & UVM Classes
      • Siemens EDA Classes
  • Home
  • Verification Horizons
  • March 2021
  • All About a New Name, Avoiding Ruts, and Learning to Verify Well

All About a New Name, Avoiding Ruts, and Learning to Verify Well

Verification Horizons - Tom Fitzpatrick, Editor

 | Verification Horizons - March 2021 by Tom Fitzpatrick - Siemens EDA



“We...are now Siemens EDA. This is a huge milestone for us as a company and we hope it will prove to be even more significant for our industry as a whole.”
—Tom Fitzpatrick

Welcome to our DVCon U.S. 2021 edition of Verification Horizons! You’ll notice that a few things look different about this issue, and that’s because we are no longer Mentor Graphics, but are now Siemens EDA. This is a huge milestone for us as a company and we hope it will prove to be even more significant for our industry as a whole, giving us the opportunity to share so much more with you.

I’m writing this note to you on Groundhog Day. For those of you not familiar with the particular American phenomenon, on Groundhog Day, February 2nd, the groundhog comes out of his hole and looks around. If he sees his shadow, he goes back in his hole and we get six more weeks of winter. If he doesn’t see his shadow, he stays out and we get an early spring. Of course, Groundhog Day is also the backdrop for the movie of the same name, considered by many to be a masterpiece of both comedy and philosophy, in which Bill Murray plays Phil Connors, a cynical weatherman who gets stuck living the same day over and over again until he eventually learns what it means to live well.

I don’t want to spoil the movie if you haven’t yet seen it (and if you haven’t, you should rent/buy/stream it as soon as possible!), but the central message is that, even when faced with the same situation over and over again, it is always our choice how to react in that situation, and we can always choose to do things better. As verification engineers, we have a similar choice. It’s only when we take full advantage of our resources, stretch beyond our comfort zone, and focus on the right goals that we achieve success.

It also happens to be the ten-year anniversary of the Universal Verification Methodology (UVM) this month (last month by the time you read this). This is a significant milestone for our industry, and a sobering reminder for me personally of the passage of time. In “Celebrating 10 Years of the UVM,” my Siemens colleague Mark Peryer, who has been an integral member of the UVM Working Group for many years, takes a stroll down memory lane to share his reflections on where UVM came from and where it’s going.

Next up, my colleagues from our Questa Verification IP team share their thoughts on “Purging CXL Cache Coherency Dilemmas”. This article introduces us to the Compute Express Link (CXL), which is a new high-speed interconnect that multiplexes between different protocols to support heterogeneous processing and memory systems for high-performance computing environments. This article gives a great overview of CXL and the challenges of cache coherency verification. Check it out to see how our CXL QVIP can help you meet these challenges.

We start our Partners’ Corner section with “What is “Verification” in the Context of DO-254 (Avionics) Programs?” from our friends at Patmos Engineering Services. If you thought you knew what “verification” means, and are looking at verifying any kind of airborne electronics – where a malfunction could lead to death – you’ll want to check out this article to see the additional steps that DO-254 requires to show that something has been verified.

Next, we have a few articles on Formal Verification, starting with “Formal Etiquette for Code Coverage Closure” from our friends at VerifWorks. Like everything else, Coverage Closure is subject to the “80/20 rule” where it’s those last few coverage holes that take up most of the time. This article gives a great overview of Questa CoverCheck, which brings Formal Verification under the hood to help identify which of your remaining coverage holes are real, and which are actually unreachable and so can be automatically excluded.

The rule of thumb for Formal Verification is generally that it’s good for control logic but not for arithmetic or datapath logic, usually due to state-space explosion and complexity. In “A Formal Verification Technique for Complex Arithmetic Hardware,” our friends at Imagination Technologies share with us their technique of abstracting away the details that usually cause formal tools to fail. By cleverly proving consistency over time and showing that a piece of logic is always deterministic, they can formally prove the correctness of large arithmetic systems.

We follow that up with “Predictable and Scalable End-to-End Formal Verification” from our friends at Axiomise. Here you’ll learn how to build on the idea of abstraction for both data and time, which can be applied to reduce the proof complexity and let your Formal tool handle deep sequential blocks, including complex bus protocols, cache-coherent systems, and RISC-V processor designs. Using a straightforward FIFO design, you’ll learn the valuable techniques that you can apply on your own designs.

Next, our friends at Logic Fruit give us “Enabling RISC-V Based System Development,” in which they show us how to assemble a simulation-based verification environment for an open-source customizable RISC-V core-based design. The article walks you through an actual design that you can run on your own to see how a real verification environment would work.

Last, but not least, our friends at Imperas Software build on the idea of RISC-V verification with “The Six Steps of RISC-V Processor Verification Including Vector Extensions.” Since RISC-V is open-source, you can easily add to the instruction set, but those extensions also have to be verified. This article walks you step-by-step through the process of setting up everything you’ll need to assemble an architectural validation test suite for the new standard vector extension set by applying a “step and compare” approach using a golden reference model of the processor.

In these difficult times, I hope that you’ll find this issue of Verification Horizons to be entertaining and informative. I realize that many of you are not able to get out as we once did, and I for one will miss the opportunity to attend DVCon in person this year.

If you need a laugh, I recommend watching the movie “Groundhog Day.” And until we’re able to be together again, remember the words of Phil Connors, “Don’t drive angry!”

Respectfully submitted,
Tom Fitzpatrick
Editor, Verification Horizons

Back to Top

Table of Contents

Verification Horizons Articles:

  • All About a New Name, Avoiding Ruts, and Learning to Verify Well

  • Celebrating 10 Years of the UVM

  • Purging CXL Cache Coherency Dilemmas

  • What is “Verification” in the Context of DO-254 (Avionics) Programs?

  • Formal Etiquette for Code Coverage Closure

  • A Formal Verification Technique for Complex Arithmetic Hardware

  • Predictable and Scalable End-to-End Formal Verification

  • Enabling RISC-V Based System Development

  • The Six Steps of RISC-V Processor Verification Including Vector Extensions

Siemens Digital Industries Software

Siemens Digital Industries Software

#TodayMeetsTomorrow

Portfolio

  • Cloud
  • Mendix
  • Electronic Design Automation
  • MindSphere
  • Design, Manufacturing and PLM Software
  • View all Portfolio

Explore

  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Customer Stories
  • Partners
  • Trust Center

Contact

  • VA - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Give us Feedback
© Siemens 2023
Terms of Use Privacy Statement Cookie Statement DMCA