Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Upcoming & Featured Events

      • U2U MARLUG - January 26th
      • Creating an Optimal Safety Architecture  - February 9th
      • The ABC of Formal Verification - February 11th
      • Events Calendar
    • On Demand Seminars

      • I'm Excited About Formal...
      • Visualizer Coverage
      • Formal-based ‘X’ Verification
      • 2020 Functional Verification Study
      • All On-Demand Seminars
    • Recording Archive

      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • All Recordings
    • Mentor Training Center

      • SystemVerilog for Verification
      • SystemVerilog UVM
      • UVM Framework
      • Instructor-led Training
    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • Questa Simulation Coverage Acceleration Apps with inFact
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Verification Horizons - March 2020
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us
    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
  • Home /
  • Verification Horizons /
  • March 2018 /
  • Achieving Your Team Goals Is Similar to Winning a Super Bowl Championship

Achieving Your Team Goals Is Similar to Winning a Super Bowl Championship

Verification Horizons - Tom Fitzpatrick, Editor

Achieving Your Team Goals Is Similar to Winning a Super Bowl Championship Tom Fitzpatrick - Mentor, A Siemens Business

Tom Fitzpatrick

"...preparation, planning, and execution together with the right methodology, will get you to tapeout with a functionally correct design that meets all your requirements."

—Tom Fitzpatrick

In preparing this issue of Verification Horizons, I was planning to write my Editor's Note, once again, about the Patriots winning the Super Bowl. I had it all worked out how I was going to write about the need for preparation, planning, and execution and how a long-established methodology can bring disparate pieces of a project together to meet requirements and achieve your team goals. It was going to be great.

And then the Patriots lost.

To be fair, as a former colleague of mine wrote to me after the game, it was the most impressive losing effort in Super Bowl history, but it was still a loss. With the Patriots driving for what would have been the winning touchdown in the closing minutes, the Eagles—for the first and only time in the game—got to Tom Brady and forced a fumble that effectively ended the game. From the perspective of a Patriots fan, it was the football equivalent of a bug escaping into production hardware: a disaster.

Of course, the difference between football and verification is that in verification there's not another team trying to beat you (with the possible exception of hackers trying to break your security and data encryption, but that's another story). In verification, preparation, planning, and execution together with the right methodology, will get you to tapeout with a functionally correct design that meets all your requirements.

But just like the Patriots will have to reexamine things a bit and improve for next season, this DVCon edition of Verification Horizons should give you some valuable insights into how you might improve your own verification efforts.

Just like a football team needs to make adjustments dynamically, our first article, from Portable Stimulus Guru Matthew Ballance, shows you how you can "Make your Constraints More Dynamic with Portable Stimulus." In Portable Stimulus, dynamic constraints give you another dimension of abstraction in describing the algebraic relationships between elements of your verification intent model. The article gives you a great introduction to this powerful part of the new Portable Stimulus Standard (PSS) from Accellera.

Our next two articles, from the technical experts on our QVIP team, discuss some of the many benefits of Questa® Verification IP (QVIP) components. First, "Configuring Memory Read Completions Sent by PCIe® QVIP" provides a nice overview of the PCIe read request protocol and shows how our PCIe QVIP component is flexible enough to handle all variations of the protocol to suit the needs of your particular environment. In "SATA Specification 3.3 Gaps Filled by SATA QVIP," we learn how a robustly-designed verification component can fill the gap when even the protocol spec itself has some issues. After an overview of the SATA protocol and an explanation of these gaps, you'll see how the SATA QVIP component addresses each of the gaps to allow you to design an efficient implementation of the protocol.

Our next article starts a multi-part series on Power-Aware Static Verification. In "Part 1: From Power Intent to Microarchitectural Checks of Low-Power Designs," we see how the Unified Power Format (UPF) defines the power intent for a design and how a power-aware static verification tool can analyze these structures to ensure that the intent is properly implemented. The article takes you through several of the checks that the tool performs and explains the value that each provides for you.

In our Partners' Corner, my old friend and assertions expert Ben Cohen shares his thoughts on an "SVA Alternative for Complex Assertions." In his vast experience, Ben has encountered some situations where pure SVA properties just weren't able to model the behaviors he needed to check, and this article explains how SystemVerilog tasks can be used to implement assertions when the need arises. I always enjoy Ben's unique perspective, and I'm sure you'll find this article interesting and informative.

Last but not least, we have "A Hierarchical and Configurable Strategy to Verify RISC-V based SoCs" by our friend Mike Bartley of Test & Verification Solutions. Mike sets up his verification environment in unit- core- and SoC-level testbenches and walks you through the architecture and configuration of each level. I'm sure you'll find plenty of ideas that you'll be able to apply to your own environment, even if you're not verifying a RISC-V design. Just like pitchers and catchers reporting to baseball Spring Training, DVCon US is one of those annual events that hint that Spring is just around the corner. As much as I was planning to wear my Patriots shirt to DVCon, I'll just have to break out the Red Sox shirt a bit earlier than usual. If you're at DVCon in San Jose February 26th – March 2nd, please stop by the Mentor booth or find me after one of the great technical sessions and say hi. If you're wearing an Eagles shirt, I may just walk away, though.

Respectfully submitted,
Tom Fitzpatrick
Editor, Verification Horizons

Back to Top

Table of Contents

Verification Horizons Articles:

  • Achieving Your Team Goals Is Similar to Winning a Super Bowl Championship

  • Make Your Constraints More Dynamic with Portable Stimulus

  • Configuring Memory Read Completions Sent by PCIe® QVIP

  • SATA Specification 3.3 Gaps Filled by SATA QVIP

  • Part I: Power Aware Static Verification - From Power Intent to Microarchitectural Checks of Low-Power Designs

  • SVA Alternative for Complex Assertions

  • A Hierarchical and Configurable Strategy to Verify RISC-V based SoCs

© Mentor, a Siemens Business, All rights reserved www.mentor.com

Footer Menu

  • Sitemap
  • Terms & Conditions
  • Verification Horizons Blog
  • LinkedIn Group
SiteLock