Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Upcoming & Featured Events

      • Low Power Verification - 4/29
      • Fault Campaign for Mixed-Signal - 5/4
      • User2User - 5/26
      • Webinar Calendar
    • On-Demand Webinars

      • CDC+RDC Analysis
      • Basic Abstraction Techniques
      • Safety Analysis Techniques
      • QVIP Workflow and Debug for PCIe
      • Writing a Proxy-driven Testbench
      • Achieving High Defect Coverage
      • Visualizer Features
      • All On-Demand Webinars
    • Recording Archive

      • Siemens EDA 2021 Functional Verification Webinar Series
      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • Industry Data & Surveys
      • All Recordings
    • Conferences

      • DVCon 2021
      • DVCon 2020
      • DAC 2019
      • All Conferences
    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - March 2021
      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us
    • Training

      • Questa Basic
      • Questa Advanced
      • Mastering Questa
  • Home
  • Verification Horizons
  • March 2017
  • Historic Wins Begin with Preparing for Success.

Historic Wins Begin with Preparing for Success.

Verification Horizons - Tom Fitzpatrick, Editor

Historic by Tom Fitzpatrick, Mentor Graphics

Tom Fitzpatrick

"While we may not be able to reach that (Bill Belichick) level of focus, we can always try to be better at planning and preparing for success."

—Tom Fitzpatrick

Our remarkable run here in New England continues. The New England Patriots just won their fifth Super Bowl championship. After falling behind 28-3, they staged a record-setting come-back to win in overtime. It was incredibly exciting, and I'm not ashamed to admit that my family and I were literally jumping up and down and screaming when the Patriots scored the winning touchdown. No team had ever come back in a Super Bowl from a deficit of more than ten points, so going by past performances, the Patriots' comeback was "impossible." My daughter actually turned to me at one point and said, "They're going to lose, aren't they?" I replied that it would require an historic comeback, but I never counted them out. In the end, it took an incredible combination of plays (and, admittedly, some bad decisions by the Falcons) for them to pull it off, but they did it! The emotion of this win is just what we need to keep us warm as we face yet another snow storm while I write this.

The morning after the victory, Patriots coach Bill Belichick was asked how he felt about the game. After admitting how special the game was and how proud he was of his team, he said something that shows why he's now considered the greatest coach of all time. When asked what his plans were, he said, "As far as I'm concerned, we're now five weeks behind all the other teams in preparing for next season." His constant devotion to preparation, planning, and teaching his players is what sets him apart. While we may not be able to reach that level of focus, we can always try to be better at planning and preparing for success.

In our feature article this issue, my longtime friend and colleague, Mentor Graphics Chief Scientist Verification Harry Foster, shares some interesting data from the latest round of his biannual Functional Verification survey in "Will Safety Critical Design Practices Improve First Silicon Success?" After sharing some general data, which shows some counter-intuitive results, Harry does a deeper dive to see what effect verification process maturity and safety critical design practices have on first-pass success. I won't spoil it, but you'll likely be surprised by the results.

Continuing with the theme of safety critical practices, our friends at Optima Design Automation share with us "A Practical Methodology for Meeting ISO 26262 Random Faults Safety Goals in Automotive Semiconductor Products." As you can imagine, automotive safety verification is especially challenging because the ISO 26262 standard requires ensuring that the design will function safely when exposed to random faults, which obviously can occur in a car whose lifespan can be expected to be up to ten years or more. This article explains the fault-injection problem and how their accelerator can help you satisfy the requirements of the standard on your safety-critical project.

Next, we move on to the subject of Portable Stimulus, with "Bridging UVM to the Portable Stimulus Standard with Questa® inFact" from our friends at CVC. The new Portable Stimulus Standard being worked on in Accellera uses a graph-based approach to specify stimulus at a higher level of abstraction, but in a way that can be mapped to UVM environments, among other target implementations. This article shows how CVC used Questa inFact to create a portable graph-based stimulus model that they used to verify a memory controller design. You should find a lot of great information and encouragement to use a similar approach on your next project.

One of the advantages of the Portable Stimulus Standard is its ability to specify SoC-level stimulus scenarios that are often difficult to express with UVM sequences. In "Automating Tests with Portable Stimulus from IP to SoC Level," my colleague — and our resident Portable Stimulus guru — Matthew Ballance introduces some of the concepts and language constructs of the proposed standard. You'll see how the declarative nature of the standard makes it easier to specify complex scenarios for block-level verification and also to combine those into SoC-level scenarios.

Our friends at Logic Fruit Technologies next share a few "UVM Tips and Tricks" with you. Whether you're new to UVM or an "old hand," I'm sure you'll find these suggestions useful. It's always helpful to re-examine some of the things we've been doing and see if there's a better way.

Next, another Mentor colleague, Progyna Khondkar, shows how you can take advantage of "Artifacts of Custom Checkers in Questa® Power Aware Dynamic Simulation." UPF allows you to bind checkers to your design that the Questa® PA-SIM simulator can use to access your UPF supply network and other objects to make sure that your power control is behaving correctly.

We wrap up this issue with "Complementing Functional Verification Through the Use of Available Timing Information" from our friends at Excellicon. We spend much of our time focusing on functional verification, but in this article you'll learn how to use their Constraints Manager tool to extract timing constraints from the design and use them to verify things like clock-domain crossings and timing exceptions. Bringing timing information into the verification process earlier in the development cycle makes everyone more productive.

If you're reading this introduction at DVCon US, please make sure to stop by the expanded Mentor Graphics booth and say hi. This year, I'm also the Technical Program Chair, which means I'll get to wear my Patriots shirt on stage during the Opening Session, among other things. If you're an Atlanta Falcons fan, I promise to be gentle. Hope to see you there.

Respectfully submitted,

Tom Fitzpatrick

Editor, Verification Horizons

Back to Top

Table of Contents

Verification Horizons Articles:

  • Historic Wins Begin with Preparing for Success.

  • Will Safety Critical Design Practices Improve First Silicon Success?

  • A Practical Methodology for Meeting ISO 26262 Random Faults Safety Goals in Automotive Semiconductor Products

  • Bridging UVM to the Portable Stimulus Standard with Questa® inFact

  • Automating Tests with Portable Stimulus from IP to SoC Level

  • UVM Tips and Tricks

  • Artifacts of Custom Checkers in Questa® Power Aware Dynamic Simulation

  • Complementing Functional Verification Through the Use of Available Timing Information

Siemens Digital Industries Software

Siemens Digital Industries Software

##TodayMeetsTomorrow

Solutions

  • Cloud
  • Mendix
  • Siemens EDA
  • MindSphere
  • Siemens PLM
  • View all portfolio

Explore

  • Digital Journeys
  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Newsletter
  • Customer Stories

Contact Us

USA:

phone-office +1 800 547 3000

See our Worldwide Directory

  • Contact Us
  • Support Center
  • Give us Feedback
©2021 Siemens Digital Industries Software. All Rights Reserved.
Terms of Use Privacy Cookie Policy