Please login to view the entire Verification Horizons article.
Please register or login to view.
This article illustrates the implementation of Safety Mechanisms on an unsafe PCIe® sub-module and demonstrates the use of Siemens EDA Austemper tools to generate Alarms for fault list detection and ensure Safety using a Duplication Mechanism.
INTRODUCTION
For many, it is an uphill battle to achieve zero tolerance for errors in a design, particularly when attempting to satisfy the requirements of a standard, such as ISO 26262 for Autonomous and Electrical Vehicles. This article illustrates a step-by-step process to achieve safety goals. Of course, Fault Simulation does require some upfront work on the code, the testbench, and the environment to achieve these goals, but the payoff of having a neatly recorded list of Alarms and their
...
