Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Upcoming & Featured Events

      • CDC+RDC Analysis - 4/20
      • Low Power Verification - 4/29
      • User2User - 5/26
      • Webinar Calendar
    • On-Demand Webinars

      • Basic Abstraction Techniques
      • Safety Analysis Techniques
      • QVIP Workflow and Debug for PCIe
      • Writing a Proxy-driven Testbench
      • Achieving High Defect Coverage
      • Visualizer Features
      • Questa Static and Formal Apps
      • All On-Demand Webinars
    • Recording Archive

      • Siemens EDA 2021 Functional Verification Webinar Series
      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • Industry Data & Surveys
      • All Recordings
    • Conferences

      • DVCon 2021
      • DVCon 2020
      • DAC 2019
      • All Conferences
    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - March 2021
      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us
    • Training

      • Questa Basic
      • Questa Advanced
      • Mastering Questa
  • Home
  • Verification Horizons
  • July 2020
  • What do Grubhub®, Doordash®, and Verification Technology Have in Common?

What do Grubhub®, Doordash®, and Verification Technology Have in Common?

Verification Horizons - Tom Fitzpatrick, Editor

 | Verification Horizons - July 2020 by Tom Fitzpatrick, Editor and Verification Technologist



“Think of this edition of Verification Horizons
as a home-delivery service for verification
technology.”

—Tom Fitzpatrick, on the impact of COVID-19

As I write this, we are well into our third month of lockdown, which I’m sure has altered the way most of you work. I say “you” because I have been blessed to work from home for the majority of my career, so other than not traveling as much as I used to, I haven’t really experienced a huge disruption in my professional life.

On the personal side, I’ve gone through the same as most of you, including having my college-age children finishing up their semester online (although it was nice having them home more than normal). Before the kids came home, my wife and I started using one of those home meal delivery services, where you order online and they send you all the ingredients to prepare the dinner yourself. Since my wife is usually the chef in our family, this has given me a great opportunity to expand my culinary skills and give her a well-deserved break. Once the kids came home, we suspended the service but by that time I’d built up a sizable repertoire of meals I am able to prepare (beyond pasta, French toast, tacos and the occasional stir-fry). All I have to do now is choose the meal and then buy the right items at the grocery store (and pay considerably more to feed my 22-year-old son!) and we’re good to go.

Think of this edition of Verification Horizons as a home-delivery service for verification technology. There may be some things you haven’t tried before, and you might think they’ll taste a little weird, but trust me that you’ll find them deliciously filling. Of course, for some of you, a few of the articles may feel a little like “comfort food,” but even then I’m sure that you’ll taste something new that will make you appreciate it all over again.

We begin with “Formal Is The ‘New Normal’ – Deploy These FV Apps In Your Next Project” from our friends at VerifWorks and CVC. If you’ve never used a formal tool before, this will give you a good overview of several Questa® Formal Apps and how best to apply them in your verification flow. I particularly like the differentiation the authors make between Specification-Driven and Implementation-Driven formal verification applications.

We continue our exploration of formal verification with “Understanding the SVA Engine Using the Fork-Join Model” by our long-term contributor Ben Cohen, a noted formal verification expert. In a follow-up to his article from our March, 2018 issue, Ben takes us through a detailed analysis of how multi-threaded assertions actually work by modeling them as forkjoined
SystemVerilog tasks. This obviously isn’t how the tools actually evaluate the assertions, but by using a mechanism we’re all familiar with, Ben clearly explains what’s going on under the hood of such tools.

In “Bridging the Portability gap for UVM SPI VIP Core reuse from IP to Sub System and SoC using Portable Stimulus,” our friends at Silicon Interfaces show how the new Portable Stimulus Standard can be used to create UVM sequences for a VIP Core that can be reused in multiple contexts. In this article, you’ll see how to model basic block-level operations in PSS for an SPI VIP, and understand how these can be leveraged at the subsystem and SoC levels.

We approach verification IP from a slightly different angle in “PCIe Simulation Speed-Up Using Mentor QVIP with PLDA PCIe Controller for DMA Application” from our friends at PLDA. If you’ve ever wanted to know more about PCIe, this article gives a great overview of the protocol and the operational modes of Mentor’s Questa® VIP PCIe component. With that understanding, the article provides a nice case study of PLDA’s experience in using the QVIP component to verify their own scalable PCIe controller soft IP component.

We shift gears a bit to take a look at “Extending SoC Design Verification Methods for RISC-V Processor DV” from our friends at Imperas Software. With RISC-V cores now available from multiple vendors as well as in-house designs, including the ability to customize the instruction set, the ability to ensure that your core – the heart of your entire system – functions correctly becomes paramount. The article lays out a few verification flows that can be used to do just that. The key to it all is having a reliable and flexible reference model to serve as the golden model for the processor core, which is what Imperas does.

Another gear shift brings us to “Addressing VHDL Verification Challenges with OSVVM” from wellknown VHDL advocate Jim Lewis of SynthWorks Design. The Open-Source VHDL Verification Methodology is Jim’s vehicle for bringing some of the capabilities available in SystemVerilog, like constrained-random stimulus and functional coverage, to the VHDL community. Whether you’re a VHDL fan or not, you’ll find some really interesting ideas in OSVVM for how to organize tests and testbenches and begin introducing these important capabilities to that community.

We close this issue with “Effective Verification Method of Safety Mechanism Compliant with ISO 26262” from our friends at Verification Technology. As you know, safety-critical designs have the important requirement that if something goes wrong, nobody dies. Given that, the ability to build safety mechanisms into the design to avoid that outcome is critical, as is verifying that the safety mechanisms actually function correctly to ensure that the design can recover gracefully from single-point or latent hardware failures. This article lays out in great detail how to set up your verification environment to make sure that your design will be able to handle such faults.

Normally, I would end my Editor’s Note for our DAC edition with an invitation to stop by our booth at DAC to say hi, but I can’t do that this year since the conference will be online. Instead, I’ll just invite you to check out verificationacademy.com to see all the great content we have there, including past issues of Verification Horizons. There are also many great videos including online training classes, webinars and partner presentations from last year’s DAC. I’m sure the online DAC program will be as informative as always, and this year you can check it all out while you’re cooking something new for dinner. Bon appétit!

Respectfully submitted,
Tom Fitzpatrick
Editor, Verification Horizons

Back to Top

Table of Contents

Verification Horizons Articles:

  • What do Grubhub®, Doordash®, and Verification Technology Have in Common?

  • Formal Is The “New Normal” - Deploy These FV Apps In Your Next Project

  • Understanding the SVA Engine Using the Fork-Join Model

  • Bridging the Portability Gap for UVM SPI VIP Core Reuse From IP to Sub-System and SoC Using Portable Stimulus

  • PCIe Simulation Speed-Up Using Mentor QVIP with PLDA PCIe Controller for DMA Application

  • Extending SoC Design Verification Methods for RISC-V Processor DV

  • Addressing VHDL Verification Challenges with OSVVM

  • Effective Validation Method of Safety Mechanism Compliant with ISO 26262

Siemens Digital Industries Software

Siemens Digital Industries Software

##TodayMeetsTomorrow

Solutions

  • Cloud
  • Mendix
  • Siemens EDA
  • MindSphere
  • Siemens PLM
  • View all portfolio

Explore

  • Digital Journeys
  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Newsletter
  • Customer Stories

Contact Us

USA:

phone-office +1 800 547 3000

See our Worldwide Directory

  • Contact Us
  • Support Center
  • Give us Feedback
©2021 Siemens Digital Industries Software. All Rights Reserved.
Terms of Use Privacy Cookie Policy