Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Upcoming & Featured Events

      • CDC+RDC Analysis - 4/20
      • Low Power Verification - 4/29
      • User2User - 5/26
      • Webinar Calendar
    • On-Demand Webinars

      • Basic Abstraction Techniques
      • Safety Analysis Techniques
      • QVIP Workflow and Debug for PCIe
      • Writing a Proxy-driven Testbench
      • Achieving High Defect Coverage
      • Visualizer Features
      • Questa Static and Formal Apps
      • All On-Demand Webinars
    • Recording Archive

      • Siemens EDA 2021 Functional Verification Webinar Series
      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • Industry Data & Surveys
      • All Recordings
    • Conferences

      • DVCon 2021
      • DVCon 2020
      • DAC 2019
      • All Conferences
    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - March 2021
      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us
    • Training

      • Questa Basic
      • Questa Advanced
      • Mastering Questa
  • Home
  • Verification Question Confirmation

Verification Question Confirmation

 

Thank you for submitting your Verification question to the panel.

The Fireside Chat session will be recorded and the video will be posted on the Verification Academy after DAC.

Verification Academy at DAC 2016

The Verification Academy focuses on key aspects of advanced functional verification, including: UVM/OVM, Coverage, Assertion-Based Verification, Verification Management, CDC and Formal Verification, Acceleration, FPGA Verification, and more. At this year's Verification Academy Booth, we lined up an excellent set of industry experts to speak - covering a wide range of topics of advanced functional verification techniques. For those of you not able to attend live, we will record the sessions to make them available to all our members.

Please join us in Booth #627 and save your seat by registering for the technical sessions below.

  DAC 2015

 

Monday - June 6th

Get a Head Start on the New UVM Standard

11:00 AM | Tom Fitzpatrick - Mentor Graphics

The newest version of UVM is coming soon from the IEEE. This new version will be based on UVM1.2, but there will be some changes. This session will discuss in detail what these changes are and discuss how they'll impact current UVM users, also fill you in on the latest happenings in the UVM committee. To help get you up and running in UVM more quickly, we'll also introduce the UVM Framework, which will dramatically shorten the time it takes to create your UVM environment and incorporate Mentor Verification IP to support a wide variety of standard protocols into your testbench.

Verification Trends: Challenges to Solutions

1:00 PM | Harry Foster - Mentor Graphics

This DAC Verification Academy theater session focuses on today's verification trends, challenges, and emerging solutions.

Back to the Stone Ages for Advanced Verification

2:00 PM | Neil Johnson - XtremeEDA

Modern development approaches are leaving quality gaps that advanced verification techniques fail to address... and the gaps are growing in spite of new innovation. It's time for a fun, frank and highly interactive discussion around the shortcomings of today's advanced verification methods. We'll talk present day. We'll also go waaaay back to the stone ages of verification to revisit the importance of techniques like unit testing as highly productive additions to any modern development approach.

SystemVerilog Assertions - Bind files & Best Known Practices

3:00 PM | Cliff Cummings - Sunburst Design

SystemVerilog Assertions (SVA) can be added directly to the RTL code or be added indirectly through bindfiles. 13 years of professional SVA usage strongly suggests that Best Known Practices use bindfiles to add assertions to RTL code. This presentation will also show assertion coding guidelines that help reduce assertion coding effort, assertion coding mistakes and assertion coding frustration.

Verification Academy Fireside Chat

4:00 PM | Harry Foster - Mentor Graphics

Come join the Verification Academy Presenters for an interactive panel. Your chance to put them in the hot seat to get answers to your toughest verification questions.

Submit a question to the panel.

Cocktails

5:00 PM | Courtesy of the Verification Academy

Grab a cold cocktail and continue the Verification discussion and network with your colleagues.

Register for Monday's sessions.

Back to top

Tuesday - June 7th

Specification to Realization flow using ISequenceSpec™ and Questa® inFact

10:00 AM | Anupam Bakshi - Agnisys, Inc.

Using an Ethernet Controller design, we show how complete verification can be done in an automated manner, saving time while improving quality. Integration of two tools will be shown. InFact creates tests for a variety of scenarios which is more efficient and exhaustive than a pure constrained random methodology. ISequenceSpec forms a layer of abstraction around the IP/SoC from a specification.

Verification IP and Memory Models Improve Productivity and Reduce Risk

11:00 AM | Mark Olen - Mentor Graphics

Many designs incorporate standard interfaces, such as ARM® AMBA®, DisplayPortTM, DDR DRAM, Ethernet, Flash Memory, HDMI®, MIPI, PCIe®, USB and more, that can put a strain on the verification process. Building verification IP for these standards can be a complex process, and takes valuable time away from writing design-specific tests. This session illustrates how many companies are improving their productivity by moving to third-party verification IP and memory models, complete with protocol checks, coverage models, and compliance test suites.

UVM Debug Made Easy – Map, Trace, Track, Find and Fix Bugs

1:00 PM | Gordon Allan - Mentor Graphics

Is your UVM testbench draining your productivity? Complexity pain and difficulty figuring out what's going on?

  • Learn how to solve the top 10 common UVM bringup issues in areas such as the config_db, the factory, and sequence execution.
  • Find out how to navigate complex UVM environments, quickly find your way around the code, whether your own or inherited.
  • See what's going on in your testbench - how to debug dynamic class activity in SV/UVM alongside RTL signals.

Cadence and Mentor Demonstrate Collaboration for open Debug Data API in Action

2:00 PM | Dave Rich - Mentor Graphics

The Debug Data API is a modernized way to share waveform information than VCD. If VCD still works for you, don’t worry, we are not doing anything to change that flow. The industry has invested decades in access methods for live simulation, but common post simulation results data access has been generally limited to ASCII file dumps in the VCD or eVCD format that have reached their end-of-life. We are looking to extend and augment a traditional live simulation vpi-scheme with one that works for post simulation run datasets as well. You are invited to join us to get an update on the current status of the Debug Data API development and projected timeline of support. We will demonstrate use of the Debug Data API to create debug applications written in C/C++ running on early prototypes from Mentor and Cadence.

Various Methods for Debugging Software in Emulation

3:00 PM | Russ Klein - Mentor Graphics

The Mentor Veloce emulation platform combined with the Questa verification solution can run designs in RTL orders of magnitude faster than simulation alone. As a result, emulation is used to execute verification runs that would be otherwise impossible in logic simulation. Often these verification runs include some software executing on the design – as software is taking an increasing role in the functionality of a System-on-Chip (SoC). With significant software being executed in the context of the verification run, there needs to be some way to debug it. This session covers the various methods provided for debugging software in the context of emulation.

Get Ready for Portable Stimulus

4:00 PM | Tom Fitzpatrick - Mentor Graphics

It sounds like an impossible task. How can you have a single stimulus description that can drive everything from a UVM test in simulation to C++ code in an emulator to a bare metal test post-silicon? The answer is the new Portable Stimulus standard being worked on in Accellera, but the question isn't "how can one specification be all things to everyone?" This session will clearly explain what Portable Stimulus is (and what it isn't), how the Portable Stimulus Working Group is tackling the problem, and what the solution is likely to be. Get the latest information about this exciting new frontier in functional verification from an expert who's been involved in the standard from its inception and learn how you'll be able to use it in your verification environment.

Formal Verification Tips & Tricks for Fun & Profit

5:00 PM | Doug Smith - Mentor Graphics

Join us to learn SVA coding tricks that get the most out of the formal analysis engines AND ensure reuse with simulation and emulation, simple tips to setup the analysis for rapidly reaching a solution, and benefiting from "coverage" in a formal context.

Register for Tuesday's sessions.

Back to top

Wednesday - June 8th

Safety Critical Verification

10:00 AM | Mike Bartley - TVS

The traditional environments for safety-related hardware and software such as avionics, rail and nuclear have been joined by others (such as automotive and medical devices) as systems become increasingly complex and ever more reliant on embedded software. In tandem, further industry-specific safety standards (including ISO 26262 for automotive applications and IEC 62304 for medical device software) have been introduced to ensure that hardware and software in these application areas has been developed and tested to achieve a defined level of integrity. In this presentation, we will be explaining some of these changes and how they can be implemented. We'll be covering the impact of safety standards on requirements: how they need to be defined; how they need to be managed; and how they need to be mapped to tests to demonstrate that they have been implemented correctly. We will also explore how techniques such as static analysis and automated dynamic testing provide a foundation for a verification strategy that will ensure compliance with safety standards.

Verification Patterns: An Optimized Reusable Solution

11:00 AM | Harry Foster - Mentor Graphics

Design patterns provide an optimized, reusable solution to many of today's engineering problems. Experience has shown that they are an effective tool for sharing best practices and building skills within a project team. However, one problem that has prevented the widespread adoption of design patterns within the verification community is a lack of an easily searchable library of patterns. In this session, we introduce the new Verification Academy Patterns Library and present pattern examples that are applicable across multiple technologies and engines (or platforms) in the verification space—ranging from property specification to UVM testbench development—and formal verification, simulation, and emulation.

Orange is the New Black, Reset Verification is the New CDC

1:00 PM | Joe Hupcey - Mentor Graphics

The increase in reset signaling complexity is creating "reset domains" that can create metastability and signal reconvergence issues similar to the failures seen in asynchronous clock domain crossings (CDC) – which aren't addressable by RTL simulations. In this presentation we will show how to an automated formal app can exhaustively identify reset-specific killer bugs in your design.

Streamlining Formal Verification Process

2:00 PM | Xiushan Feng & Ram Narayan - Oracle Corp.

With the capability to attack large circuits for high coverage, formal verification usage has been growing significantly over the past decade. Many companies have built specialized formal verification teams to deploy formal methods within design flows. This presentation describes how to effectively enable formal verification process within your own organization. This includes a flow that simplifies test bench creating, speeds up runtime, and standardizes formal result reviewing. By applying this flow, our team aggressively pushed the use of formal tools to all design units. We use real-life examples to show you how to make formal verification more streamlined in your own flow!

Using a Chessboard Challenge to Discover Real-world Formal Techniques

3:00 PM | Vigyan Singhal & Prashant Aggarwal - Oski Technology

In December 2015, Oski challenged formal users to solve a chessboard problem. This was an opportunity to show how nifty formal techniques might be used to solve a fun puzzle. Design verification engineers from a variety of semiconductor companies and research labs participated in the contest. The techniques submitted by participants presented a number of worthy solutions, with varying degrees of success. In all cases, formal techniques were needed fight formal complexity. In this talk we describe the puzzle, and some of the techniques, all of which are relevant to real-world ASIC designs. Techniques included case-splitting, symmetry reduction, assume-guarantee and disabling lower proof depths. We will also describe the winning solution.

Register for Wednesday's sessions.

Back to top

Siemens Digital Industries Software

Siemens Digital Industries Software

##TodayMeetsTomorrow

Solutions

  • Cloud
  • Mendix
  • Siemens EDA
  • MindSphere
  • Siemens PLM
  • View all portfolio

Explore

  • Digital Journeys
  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Newsletter
  • Customer Stories

Contact Us

USA:

phone-office +1 800 547 3000

See our Worldwide Directory

  • Contact Us
  • Support Center
  • Give us Feedback
©2021 Siemens Digital Industries Software. All Rights Reserved.
Terms of Use Privacy Cookie Policy