Vedant Garg is the Functional Safety Solution Architect for Siemens EDA. He is responsible for defining the core safety analysis & FMEDA solution. He holds a master’s degree in computer engineering from University of Massachusetts, Lowell. Prior to Siemens EDA, Vedant was part of core IC verification RD team at Cadence.