Mark Eslinger is a Product Engineer in the IC Verification Systems division of Siemens EDA where he specializes in assertion-based methods and formal verification. Mark has over 25 years of experience in design and verification, applications engineering, and technical marketing.