Brian is a Senior Staff CAD Engineer with Cypress Semiconductor. His background includes RTL design/verification/integration of image processing IP into multi-core ARM based SoC's, SystemVerilog based constrained random test environment development, post-silicon validation, and firmware development for embedded platforms.