Search form

Main menu

My Account Menu

SystemC & TLM-2.0 Monitors and Talkers

Other sessions in this course:
A higher level of access is required to use this session.

Please register or login to view.

SystemC & TLM-2.0 Monitors and Talkers Session | Subject Matter Expert - John Stickley | Acceleration of SystemC & TLM 2.0 Testbenches with Co-Emulation

Session Details

In this session we will talk in detail about how to model TLM-2.0 compliant transactors. In this particular session we discuss the architecture of passive bus monitors and their associated acceleratable transactors. The Wishbone Bus protocol will be used to show how to implement monitor transactors.