In this session we next study applying low power design techniques with UPF to augment an existing flow for RTL and netlist; focusing on power verification techniques from the testbench perspective with a discussion from Anand Moghe from Cypress Semiconductor.
