Posted by JH_Engineer on Nov 4, 2018
UVM module #uvm #systemverilog Hi Guys, I have a questions about Reference model, what does it mean? how we build and implement it? does it just like the design module?,do we actually build a module that implement the spec.? Please, refer me to articles o ...
Question