Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages

    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage

    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time

    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification

    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Upcoming & Featured Events

      • Visualizer Debug - October 27th
      • Fault Campaign Management - October 29th
      • Visualizer Coverage - November 19th
      • Events Calendar

    • On Demand Seminars

      • Formal-based ‘X’ Verification
      • 2020 Functional Verification Study
      • Bottoms-Up Safety Analysis
      • Memory Modeling - DDR VIP
      • All On-Demand Seminars

    • Recording Archive

      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • What’s New in Functional Verification
      • All Recordings

    • Mentor Training Center

      • SystemVerilog for Verification
      • SystemVerilog UVM
      • UVM Framework
      • Instructor-led Training

    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • Questa Simulation Coverage Acceleration Apps with inFact
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - July 2020
      • Verification Horizons - March 2020
      • Verification Horizons - December 2019
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us

    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
Ask a Question
uvm_object
  • Home /
  • Forums /
  • Search

Forum Search

Results

  1. Obtaining list of variables inside a uvm object

    Posted by Venkatesh Maddibande Sheshadrivasan on May 8, 2020
    UVM uvm_object Hi I was looking for some help to find a solution for the following problem statement There is a uvm_object class obj extends uvm_object `uvm_object_utils_begin(obj) `uvm_field_int(x,UVM_ALL_ON) `uvm_field_int(y,UVM_ALL_ON) `uvm_object_util ...

    Question
    UVM
    uvm_object

  2. Setting a string/int inside uvm_object using UVM command line processor method

    Posted by saurabh.sa27 on Mar 31, 2020
    UVM Command Line Processing uvm_object #uvm class top_env extends uvm_env;   //------------------------ // UVM Component Utility macro //------------------------ `uvm_component_utils_begin (top_env) `uvm_field_object (cfg, UVM_ALL_ON) `uvm_component_utils ...

    Question
    UVM
    Command Line Processing uvm_object #uvm

  3. Analysis Export and Fifo in an uvm_object?

    Posted by shamanth on Mar 21, 2019
    UVM analysis export uvm_object uvm_tlm_analysis_fifo Is it possible to add an analysis export and an analysis fifo in a class derived from an uvm_object? Note: This class is not derived from uvm_component ...

    Question
    UVM
    analysis export uvm_object uvm_tlm_analysis_fifo

  4. All uvm_components extended from uvm_object at the end in the uvm_hierarchy, then how uvm_object is different from uvm_component?

    Posted by pk_94 on Oct 23, 2018
    UVM uvm_component hierarchy uvm_component uvm_object #uvm As we know uvm_components are static in nature and are build during build phase while uvm_object (like uvm_trasaction) are non static,meaning they can be changed during run time.One more thing is t ...

    Question
    UVM
    uvm_component hierarchy uvm_component uvm_object #uvm

  5. Change verbosity on MISCMP uvm_object messages

    Posted by bmaassar on May 4, 2018
    UVM MISCMP uvm_object uvm_comparer UVM_VERBOSITY Hi, I'm trying to figure out a good way to get rid of the following messages in my log: # UVM_INFO @ 100: reporter [MISCMP] 11 Miscompare(s) (1 shown) for object blahA vs. blahB They show up for a UVM_ ...

    Question
    UVM
    MISCMP uvm_object uvm_comparer UVM_VERBOSITY

  6. Is it possible to print the contxt of a uvm_object?

    Posted by jms8 on Apr 13, 2017
    UVM contxt uvm_object uvm_object_registry I'm using the contxt field of create() to override certain instances of a uvm_object, but not others. I've been able to get that working, but haven't figured out how to check the context of an objec ...

    Question
    UVM
    contxt uvm_object uvm_object_registry

  7. How do variable of base class type access property of derived class

    Posted by JDS on Dec 3, 2015
    SystemVerilog Polymorphism uvm_object deep copy clone() uvm_transaction Here I have tried to mimic clone method of uvm_object. typedef base_class; typedef derived_class; function base_class create (); derived_class tmp; tmp = new (); return tmp; endfuncti ...

    Question
    SystemVerilog
    Polymorphism uvm_object deep copy clone() uvm_transaction

  8. Usage of interface signals in uvm_objects

    Posted by dineshrajendiran0510 on Sep 24, 2015
    UVM uvm virtual interface uvm_object I have an class which extends from uvm_object. I have certain common methods that I would be using in drivers and components. I need to access interface signals like clk and rst for certain operations inside this metho ...

    Question
    UVM
    uvm virtual interface uvm_object

  9. how to override uvm_object from test

    Posted by kartavya on Jul 29, 2014
    UVM uvm_object set_inst_override set_type_override I have multiple agents in my env,all of the same type,AXI slave. class my_env extends uvm_env;   axi_slave agent_A; axi_slave agent_B; axi_slave agent_C;   endclass In the base_sequence,which is common fo ...

    Question
    UVM
    uvm_object set_inst_override set_type_override

Filter by forum:

  • UVM (8) Apply UVM filter
  • SystemVerilog (1) Apply SystemVerilog filter

Filter by content type:

  • Question (9) Apply Question filter

Filter by solution status

  • Has a solution (3) Apply Has a solution filter

Filter by author:

  • bmaassar (1) Apply bmaassar filter
  • dineshrajendiran0510 (1) Apply dineshrajendiran0510 filter
  • JDS (1) Apply JDS filter
  • jms8 (1) Apply jms8 filter
  • kartavya (1) Apply kartavya filter
  • pk_94 (1) Apply pk_94 filter
  • saurabh.sa27 (1) Apply saurabh.sa27 filter
  • shamanth (1) Apply shamanth filter
  • Venkatesh Maddibande Sheshadrivasan (1) Apply Venkatesh Maddibande Sheshadrivasan filter

Filter by question keywords:

  • uvm_object Remove uvm_object filter
  • #uvm (2) Apply #uvm filter
  • analysis export (1) Apply analysis export filter
  • clone() (1) Apply clone() filter
  • Command Line Processing (1) Apply Command Line Processing filter
  • contxt (1) Apply contxt filter
  • deep copy (1) Apply deep copy filter
  • MISCMP (1) Apply MISCMP filter
  • Polymorphism (1) Apply Polymorphism filter
  • set_inst_override (1) Apply set_inst_override filter
  • set_type_override (1) Apply set_type_override filter
  • uvm virtual interface (1) Apply uvm virtual interface filter
  • uvm_comparer (1) Apply uvm_comparer filter
  • uvm_component (1) Apply uvm_component filter
  • uvm_component hierarchy (1) Apply uvm_component hierarchy filter
  • uvm_object_registry (1) Apply uvm_object_registry filter
  • uvm_tlm_analysis_fifo (1) Apply uvm_tlm_analysis_fifo filter
  • uvm_transaction (1) Apply uvm_transaction filter
  • UVM_VERBOSITY (1) Apply UVM_VERBOSITY filter

© Mentor, a Siemens Business, All rights reserved www.mentor.com

Footer Menu

  • Sitemap
  • Terms & Conditions
  • Verification Horizons Blog
  • LinkedIn Group
SiteLock