Forum Search | Verification Academy

Results

My UVM testbench is stuck at monitor

Posted by Mostafa Ellebody on Nov 7, 2021
UVM UVM monitor UVM Driver I have developed my testbench and I can run it and everything works fine but for Only first sequence. After That the test runs infinitely can't execute the other sequences. I think It's stuck in wait statement in monit ...

Question
UVM

UVM monitor UVM Driver
uvm_driver of Request-ack protocol handshake

Posted by dddvlsique on Jul 4, 2021
UVM UVM Driver Multiple requests Can anyone help me with uvm_driver code of request-ack handshake considering a. Req is output from testbench and ack is input to testbench b. Request comes once in 3 clock cycles and ack also comes once in 3 clock cycles c ...

Question
UVM

UVM Driver Multiple requests
Ending a Test in Uvm

Posted by sasi_8985 on Apr 23, 2021
UVM #uvm #uvm # sequence UVM Driver Hi all, I had a doubt in an example given in verification guide website. EXAMPLE CODE In the above example there is a forever loop in mem_driver run phase task. if its forever then how does it end doesn't it get st ...

Question
UVM

#uvm #uvm # sequence UVM Driver
Why are we driving the read data after two clocks in driver and monitor of a simple memory design?

Posted by brain_storm on Mar 29, 2021
UVM #uvm UVM Driver UVM monitor Design spec: https://verificationguide.com/systemverilog-examples/systemverilog-testbench-example-memory_m/ EDA Code: https://www.edaplayground.com/x/ezS The design spec says, "Read Operation: address and rd_en should ...

Question
UVM

#uvm UVM Driver UVM monitor
Passing field_name of the virtual interface to the driver via constructor

Posted by abhineetrko on Dec 14, 2020
UVM field_name uvm virtual interface UVM Driver static constructor I have a scenario where there is one definition of driver, agent, monitor and interface (each one of them). I want 2 instances of them in my tb. Now inside the driver code, I need to get t ...

Question
UVM

field_name uvm virtual interface UVM Driver static constructor
Drive at most N consecutive items to the DUT

Posted by ML_Burn on Sep 8, 2020
UVM uvm agent uvm sequence item UVM Driver I am a beginner in UVM and I would like any suggestion in the following situation: I am designing the testbench for a DUT, which has 2 agents. One of the agents is master: it sends requests to the DUT and gets a ...

Question
UVM

uvm agent uvm sequence item UVM Driver
Driver data not getting propagated to the DUT

Posted by Coppola on May 5, 2020
UVM UVM Driver UVM-DUT connection I wrote this code for "Introducing Transactions" class under Basic UVM course. I am sending some sample address, command, and data from the driver. However, DUT is not receiving the data. I pasted most relevant ...

Question
UVM

UVM Driver UVM-DUT connection
Why function new() is used in derived class in UVM testbench?

Posted by nimitz_class on Apr 19, 2020
UVM function new #systemverilog #uvm UVM driver and sequence UVM Driver class simple_driver extends uvm_driver # (simple_item); simple_item item; virtual dut_if vif; `uvm_component_utils (simple_driver) function new (string name = "simple_driver&qu ...

Question
UVM

function new #systemverilog #uvm UVM driver and sequence UVM Driver
UVM driver does not drive a component of the interface

Posted by ramazankaan on Aug 1, 2019
UVM UVM Driver Hello, In my system, I have a port (which is not connected to the DUT) named LA_EN in the interface of my agent, the related code part in the interface is as follows: interface example_if (); bit LA_EN; endinterface: example_if I use LA_EN ...

Question
UVM

UVM Driver
Sending value from a dynamic array of size 512 to DUT with data width of 32 bit

Posted by Spriyada29 on Aug 17, 2017
UVM UVM Driver Dynamic Array I am trying assign value from dynamic array to my DUT but getting the following error: Quote: Incompatible complex type assignment Type of source expression is incompatible with type of target expression. Mismatching types can ...

Question
UVM

UVM Driver Dynamic Array

Pages