Posted by Rohit_chavan on Aug 14, 2018
SystemVerilog base and extended class what is the output of the following code and how? class a; int a = 10; function prnt (); $display (& quot; a = % 0d & quot;, a); endfunction endclass class ae extends a; int a = 20; endclass module tb; a a ...
Question