Posted by Sv-hustler on Sep 14, 2019
UVM #uvm UVM phases UVM phase methods Can we have an UVM tb with one component say test with main_phase declared and other components run_phase declared? How will main_phase run wrt to other components run_phase and is it legal to declare main_phase witho ...
Question