Posted by Subbi Reddy on Nov 13, 2022
SystemVerilog #systemverilog #uvm Please give me solution the below listed Queries: 1. sig_a and sig_b are environment signals, which can be given at any time, but should never be given together 2. Every sig_a must eventually be acknowledged by sig_b, unl ...
Question