Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IQ
      • Verification IP
      • Static-Based Techniques
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Introduction to UVM
      • UVM Basics
      • Advanced UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Featured & On-Demand

      • VA Live - Multiple Dates & Locations
      • Interconnect Formal
      • Formal and the Next Normal
      • Formal Verification Made Easy
      • Data Independence and Non-Determinism
      • Exhaustive Scoreboarding
      • Visualizer Debug Environment
      • Webinar Calendar
    • On-Demand Library

      • SystemVerilog Assertions
      • Practical Flows for Continuous Integration
      • Continuous Integration
      • Questa Verification IQ
      • Avery & Siemens VIP
      • Protocol and Memory Interface Verification
      • HPC Protocols & Memories
      • Preparing for PCIe 6.0: Parts I & II
      • High Defect Coverage
      • SoC Design & Functional Safety Flow
      • Complex Safety Architectures
      • All On-Demand Recordings
    • Recording Archive

      • Lint vs Formal AutoCheck
      • FPGA Design Challenges
      • Design Solutions as a Sleep Aid
      • Fix FPGA Failures Faster
      • CDC and RDC Assist
      • The Dog ate my RTL
      • Questa Lint & CDC
      • Hierarchical CDC+RDC
      • Improving Initial RTL Quality
      • CDC Philosophy
      • Hardware Emulation Productivity
      • The Three Pillars of Intent-Focused Insight
      • All Webinar Topics
    • Conferences & WRG

      • 2022 Functional Verification Study
      • Improving Your SystemVerilog & UVM Skills
      • Automotive Functional Safety Forum
      • Aerospace & Defense Tech Day
      • Siemens EDA Functional Verification
      • Industry Data & Surveys
      • DVCon 2023
      • DVCon 2022
      • DVCon 2021
      • Osmosis 2022
      • All Conferences
    • Siemens EDA Learning Center

      • EDA Xcelerator Academy(Learning Services) Verification Training, Badging and Certification
      • View all Xcelerator Academy classes
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification IQ
      • Verification Horizons Blog
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - March 2023
      • Verification Horizons - December 2022
      • Verification Horizons - July 2022
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Academy News
      • Contact Us
    • Training

      • Learning @OneGlance (PDF)
      • SystemVerilog & UVM Classes
      • Siemens EDA Classes
Ask a Question
#systemverilog #uvm
  • Home
  • Forums
  • Search

Forum Search

Results

  1. Interview Questions on Assertions

    Posted by Subbi Reddy on Nov 13, 2022
    SystemVerilog #systemverilog #uvm Please give me solution the below listed Queries: 1. sig_a and sig_b are environment signals, which can be given at any time, but should never be given together 2. Every sig_a must eventually be acknowledged by sig_b, unl ...

    Question
    SystemVerilog
    #systemverilog #uvm

  2. Expression on rhs is not a class or a compatible class and hence cannot be assigned to a class handle on lhs.

    Posted by morslai on Nov 17, 2021
    UVM #uvm #systemverilog #sequencer Hello everyone, I am trying to assign the sequencer from my agent to the sequencer in the environment and I get the next error: Expression on rhs is not a class or a compatible class and hence cannot be assigned to a cla ...

    Question
    UVM
    #uvm #systemverilog #sequencer

  3. What is std_logic_vector16(15 downto 0)?

    Posted by bstephen on Nov 16, 2021
    UVM VHDL #uvm #systemverilog I came across a VHDL DUT with two data types that I am unfamiliar with:: in std_logic_vector16 (15 downto 0);: in std_logic_vector32 (31 downto 0); Can someone explain what these data types are? Also, can std_logic_vector16 an ...

    Question
    UVM
    VHDL #uvm #systemverilog

  4. solver fails to solve easy constraints

    Posted by nimrodw on Sep 2, 2021
    UVM #constraint #randomization #uvm #systemverilog #queues Here are the constraints the solver is unable to solve int int_q [$] = {0, 1, 2}; rand int q_size; rand int rand_int_q [$];   constraint easy_constraint_c {q_size inside {[3: 666]}; rand_int_q. si ...

    Question
    UVM
    #constraint #randomization #uvm #systemverilog #queues

  5. Syntax error: token is #

    Posted by rishikpillai90 on Jul 14, 2021
    SystemVerilog #systemverilog #uvm Hi, The following code of a file gives syntax error in VCS for typedef line. The message displayed is: Quote: Error-[SE] Syntax error Following verilog source has syntax error: FILENAME, LINENUMBER: token is # typedef bas ...

    Question
    SystemVerilog
    #systemverilog #uvm

  6. Strategy to monitor single signals

    Posted by mago1991 on Jul 11, 2021
    UVM #uvm #systemverilog UVM monitor Hi, Let`s say we have some interrupt signal that changes without any rules (no protocol). This signal should be compared with the reference signal in the SB. What is the correct way to monitor it? 1. every clock? using ...

    Question
    UVM
    #uvm #systemverilog UVM monitor

  7. Problem with Macro

    Posted by possible on Jul 5, 2021
    SystemVerilog macros and defines #systemverilog #uvm #constraint #randomization Hi, I'm seeing an issue with the following macro definition. Please help- `define random_f16 (COMP) \ sign_f16 dist {0:= 1, 1:= 1}; \ exponent_f16 dist {'hFF:/ 5, &# ...

    Question
    SystemVerilog
    macros and defines #systemverilog #uvm #constraint #randomization

  8. Guidelines for using analysis port in monitor

    Posted by bhupeshpaliwal on Jun 29, 2021
    SystemVerilog #systemverilog #uvm UVM monitor analysis port In reference to analysis port used in system verilog or UVM monitor, is there any specific guidelines on number of analysis port to be used? While I understand from SV LRM perspective there is no ...

    Question
    SystemVerilog
    #systemverilog #uvm UVM monitor analysis port

  9. Delay in signals at clocking block hierarchy w.r.t RTL hierarchy in waveform

    Posted by GC on Mar 28, 2021
    SystemVerilog #uvm #clockingblock Clocking Block #systemverilog input output skew There is a testbench env and I am working on some tests, I noticed that in the waveform if I pull a specific signal which is input to rtl from rtl hierarchy and pull the sam ...

    Question
    SystemVerilog
    #uvm #clockingblock Clocking Block #systemverilog input output skew

  10. How interaction happens between bins with different coverpoints without help of cross coverage

    Posted by Subbi Reddy on Mar 23, 2021
    Coverage #systemverilog #uvm #coverage How interaction happens between bins with different coverpoints without help of cross coverage Ex coverpoint covpt1 bins avar1; bins avar2; coverpoint covpt2 bins bvar1; bins bvar2; without using cross coverage needs ...

    Question
    Coverage
    #systemverilog #uvm #coverage

Pages

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • next →

Filter by forum:

  • UVM (58) Apply UVM filter
  • SystemVerilog (38) Apply SystemVerilog filter
  • Coverage (1) Apply Coverage filter
  • OVM (1) Apply OVM filter

Filter by content type:

  • Question Remove Question filter

Filter by solution status

  • Has a solution (1) Apply Has a solution filter

Filter by author:

  • Subbi Reddy (17) Apply Subbi Reddy filter
  • zz8318 (11) Apply zz8318 filter
  • rishikpillai90 (4) Apply rishikpillai90 filter
  • xfinity (4) Apply xfinity filter
  • GC (3) Apply GC filter
  • possible (3) Apply possible filter
  • sk9 (3) Apply sk9 filter
  • kernalmode1 (2) Apply kernalmode1 filter
  • OmerTariq (2) Apply OmerTariq filter
  • pk_94 (2) Apply pk_94 filter
  • rubendah (2) Apply rubendah filter
  • suyog_asic (2) Apply suyog_asic filter
  • UVM_Xplorer (2) Apply UVM_Xplorer filter
  • adrianf0 (1) Apply adrianf0 filter
  • Alok_Mandal (1) Apply Alok_Mandal filter
  • Appledore22 (1) Apply Appledore22 filter
  • atanu.biswas (1) Apply atanu.biswas filter
  • BKN (1) Apply BKN filter
  • EleneSajaia (1) Apply EleneSajaia filter
  • Emphacy (1) Apply Emphacy filter
  • ganesh shetti (1) Apply ganesh shetti filter
  • haithamx15 (1) Apply haithamx15 filter
  • hsaxena (1) Apply hsaxena filter
  • JH_Engineer (1) Apply JH_Engineer filter
  • khaledismail (1) Apply khaledismail filter
  • knowajay (1) Apply knowajay filter
  • Marc43 (1) Apply Marc43 filter
  • mitesh.patel (1) Apply mitesh.patel filter
  • morslai (1) Apply morslai filter
  • navjeet1503 (1) Apply navjeet1503 filter
  • nimitz_class (1) Apply nimitz_class filter
  • nimrodw (1) Apply nimrodw filter
  • nrllhclb (1) Apply nrllhclb filter
  • piyer (1) Apply piyer filter
  • Pooja Pathak (1) Apply Pooja Pathak filter
  • Prashant Soni (1) Apply Prashant Soni filter
  • ravi.gupta (1) Apply ravi.gupta filter
  • rgarcia07 (1) Apply rgarcia07 filter
  • rohit_kumar (1) Apply rohit_kumar filter
  • Sanjin_Arsenovic (1) Apply Sanjin_Arsenovic filter
  • saravanantvs (1) Apply saravanantvs filter
  • sj1992 (1) Apply sj1992 filter
  • strykbringer (1) Apply strykbringer filter
  • suhas.ns (1) Apply suhas.ns filter
  • Sv-hustler (1) Apply Sv-hustler filter
  • umeshr1 (1) Apply umeshr1 filter
  • UVM_LOVE (1) Apply UVM_LOVE filter
  • Vedant Gala (1) Apply Vedant Gala filter
  • venkatasubbarao sutrave (1) Apply venkatasubbarao sutrave filter
  • Venkateshwara Rao (1) Apply Venkateshwara Rao filter

Filter by question keywords:

  • #systemverilog Remove #systemverilog filter
  • #uvm Remove #uvm filter
  • #randomization (3) Apply #randomization filter
  • #constraint #randomization (2) Apply #constraint #randomization filter
  • #coverage (2) Apply #coverage filter
  • #error (2) Apply #error filter
  • #queues (2) Apply #queues filter
  • Advanced Verification (2) Apply Advanced Verification filter
  • analysis port (2) Apply analysis port filter
  • UVM monitor (2) Apply UVM monitor filter
  • while (2) Apply while filter
  • $root (1) Apply $root filter
  • accessing the associative array elements (1) Apply accessing the associative array elements filter
  • array interface in uvm_config_db (1) Apply array interface in uvm_config_db filter
  • ASIC/IC Verification Trends (1) Apply ASIC/IC Verification Trends filter
  • assertion (1) Apply assertion filter
  • associative array (1) Apply associative array filter
  • checker (1) Apply checker filter
  • class override (1) Apply class override filter
  • Clocking Block (1) Apply Clocking Block filter
  • Compilation Error (1) Apply Compilation Error filter
  • Constraint random verification (1) Apply Constraint random verification filter
  • DPI (1) Apply DPI filter
  • fork join in loop (1) Apply fork join in loop filter
  • function new (1) Apply function new filter
  • GLS (1) Apply GLS filter
  • HDL designer systemverilog interface (1) Apply HDL designer systemverilog interface filter
  • Interrupt service routine (1) Apply Interrupt service routine filter
  • logic (1) Apply logic filter
  • mailbox (1) Apply mailbox filter
  • mixed UVM OVM (1) Apply mixed UVM OVM filter
  • module (1) Apply module filter
  • Parameter overriding (1) Apply Parameter overriding filter
  • pass by reference (1) Apply pass by reference filter
  • program (1) Apply program filter
  • program block (1) Apply program block filter
  • randc (1) Apply randc filter
  • Randomize (1) Apply Randomize filter
  • Requirement tracking (1) Apply Requirement tracking filter
  • RTL (1) Apply RTL filter
  • Sequences in UVM (1) Apply Sequences in UVM filter
  • test (1) Apply test filter
  • UVM Driver (1) Apply UVM Driver filter
  • UVM phases (1) Apply UVM phases filter
  • UVM Register Assistant (1) Apply UVM Register Assistant filter
  • UVM_reg_field (1) Apply UVM_reg_field filter
  • Verilog (1) Apply Verilog filter
  • VHDL (1) Apply VHDL filter
  • VIP (1) Apply VIP filter
  • wait statement (1) Apply wait statement filter
Siemens Digital Industries Software

Siemens Digital Industries Software

#TodayMeetsTomorrow

Portfolio

  • Cloud
  • Mendix
  • Electronic Design Automation
  • MindSphere
  • Design, Manufacturing and PLM Software
  • View all Portfolio

Explore

  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Customer Stories
  • Partners
  • Trust Center

Contact

  • VA - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Give us Feedback
© Siemens 2023
Terms of Use Privacy Statement Cookie Statement DMCA