Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages

    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage

    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time

    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification

    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Upcoming & Featured Events

      • The Digital Twin: An Aerospace and Defense Revolution - March 9th
      • VIP solutions for Protocol and Memory Verification  - March 11th
      • Advance your Designs with Advances in CDC and RDC - March 23rd
      • Webinar Calendar

    • On Demand Seminars

      • The ABC of Formal Verification
      • I'm Excited About Formal...
      • 2020 Functional Verification Study
      • All On-Demand Seminars

    • Recording Archive

      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • All Recordings

    • Conferences

      • DVCon 2020
      • DAC 2019
      • All Conferences

    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Verification Horizons - March 2020
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us

    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
Ask a Question
UVM analysis port
  • Home
  • Forums
  • Search

Forum Search

Results

  1. Connecting Sequence to Scoreboard

    Posted by om30 on Aug 10, 2020
    UVM #sequence #UVM #scoreboard analysis port I want to pass some data to Scoreboard directly without using monitor so how can I achieve? Scoreboard had to compare data from RTL which will come to Scoreboard using analysis port from one agent but for expec ...

    Question
    UVM
    #sequence #UVM #scoreboard analysis port

  2. Monitor scoreboard Error

    Posted by UVM_SV_101 on Mar 12, 2020
    UVM #systemverilog #UVM UVM monitor UVM scoreboard problem analysis port Snippet of codes: ////////my_monitor.sv///////// uvm_analysis_port #(int) m_ap;..... task write_drv(); @(posedge vif.cb.push) mon_ap.write_drv(vif.cb.data_in); endtask task write_rcv ...

    Question
    UVM
    #systemverilog #UVM UVM monitor UVM scoreboard problem analysis port

  3. Usage of pair_ap from uvm_in_order_comparator

    Posted by Jose_Iuri on Aug 14, 2019
    UVM #uvm comparator analysis port tlm Component construction I want to connect another block on scoreboard that receives the transactions from the uvm_in_order_comparator. But i dont know how to do this. The link to the comparator class is uvm_in_order_co ...

    Question
    UVM
    #uvm comparator analysis port tlm Component construction

  4. UVM_DRIVER- Driving an interface at an event.

    Posted by Pooja Pathak on Mar 8, 2019
    UVM #systemverilog System Veriilog Events #uvm analysis port Hi, My agent needs to drive a "done" signal when any some input is received on any one of the two input interfaces. I am using analysis ports to get input transactions and pushing that ...

    Question
    UVM
    #systemverilog System Veriilog Events #uvm analysis port

  5. Overhead of calling analysis port write() method

    Posted by Omkar on Aug 29, 2018
    UVM analysis port Hi, I have a uvm_monitor that collects valid data(2 bytes) from the interface. These valid data needs to be compared against a reference data. My test runs for several thousands of clock cycles. In the best case, the RTL will produce val ...

    Question
    UVM
    analysis port

  6. where to use ports and analysis ports

    Posted by sreekanth reddy undi on Jul 31, 2018
    UVM analysis port Hi everyone, Can anyone help me that can we use analysis ports between the driver and sequencer instead of normal port and export? ...

    Question
    UVM
    analysis port

  7. Getting same item from analysis fifo, even though monitor writes only once

    Posted by saravanantvs on Mar 26, 2018
    UVM analysis port Hi,-Monitor analysis port is connected scoreboard export-scoreboard export is connected to scoreboard's analysis fifo. From my monitor i am writing only once, but from analysis fifo, i recive the same item twice. Can anyone tell me ...

    Question
    UVM
    analysis port

  8. Whats the difference between hierarchical exports direct assignment and hierarchical exports assign through connect?

    Posted by Mayur Chaudhari on Jan 3, 2018
    UVM hierarchical analysis port uvm_analysis_port #(apb_seq_item) ap; apb_monitor m_monitor; ap = m_monitor.ap; // direct assignment //OR m_monitor.ap.connect(ap); // assignment through connect Reference: UVM Cookbook Page Number 47 Whats the difference be ...

    Question
    UVM
    hierarchical analysis port

  9. Configuring driver-sequencer used, from environment?

    Posted by smukerji on May 19, 2017
    UVM driver callback analysis port I am trying to develop a scenario where my Re-active agent gets signals from Passive output agent monitor and injects errors and again drives them back to DUT. The signals(with errors) can be either passed as 1) error seq ...

    Question
    UVM
    driver callback analysis port

  10. Can I have an analysis port inside my driver?If yes, then why we have monitor?If no,why?

    Posted by utkalikapanda on Aug 30, 2016
    UVM analysis port Can I have an analysis port inside my driver?If yes, then why we have monitor?If no,why? ...

    Question
    UVM
    analysis port

Pages

  • 1
  • 2
  • next →

Filter by forum:

  • UVM Remove UVM filter

Filter by content type:

  • Question (15) Apply Question filter

Filter by solution status

  • Has a solution (7) Apply Has a solution filter

Filter by author:

  • adlsdk (1) Apply adlsdk filter
  • anu.anu (1) Apply anu.anu filter
  • ashutosh1122 (1) Apply ashutosh1122 filter
  • dipali (1) Apply dipali filter
  • JDS (1) Apply JDS filter
  • Jose_Iuri (1) Apply Jose_Iuri filter
  • Mayur Chaudhari (1) Apply Mayur Chaudhari filter
  • om30 (1) Apply om30 filter
  • Omkar (1) Apply Omkar filter
  • Pooja Pathak (1) Apply Pooja Pathak filter
  • saravanantvs (1) Apply saravanantvs filter
  • smukerji (1) Apply smukerji filter
  • sreekanth reddy undi (1) Apply sreekanth reddy undi filter
  • utkalikapanda (1) Apply utkalikapanda filter
  • UVM_SV_101 (1) Apply UVM_SV_101 filter

Filter by question keywords:

  • analysis port Remove analysis port filter
  • #uvm (2) Apply #uvm filter
  • #sequence (1) Apply #sequence filter
  • #systemverilog (1) Apply #systemverilog filter
  • #systemverilog #UVM (1) Apply #systemverilog #UVM filter
  • #UVM #scoreboard (1) Apply #UVM #scoreboard filter
  • comparator (1) Apply comparator filter
  • Component construction (1) Apply Component construction filter
  • connect_phase in uvm (1) Apply connect_phase in uvm filter
  • Cookbook: Analysis (1) Apply Cookbook: Analysis filter
  • driver callback (1) Apply driver callback filter
  • FATAL ERROR (1) Apply FATAL ERROR filter
  • hierarchical (1) Apply hierarchical filter
  • sequencer (1) Apply sequencer filter
  • System Veriilog Events (1) Apply System Veriilog Events filter
  • tlm (1) Apply tlm filter
  • UVM callback (1) Apply UVM callback filter
  • UVM monitor (1) Apply UVM monitor filter
  • UVM scoreboard problem (1) Apply UVM scoreboard problem filter
  • UVM TLM Analysis port (1) Apply UVM TLM Analysis port filter
  • uvm_analysis_imp (1) Apply uvm_analysis_imp filter
  • Write (1) Apply Write filter
Siemens Digital Industries Software

Siemens Digital Industries Software

##TodayMeetsTomorrow

Solutions

  • Cloud
  • Mendix
  • Siemens EDA
  • MindSphere
  • Siemens PLM
  • View all portfolio

Explore

  • Digital Journeys
  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Newsletter
  • Customer Stories

Contact Us

USA:

phone-office +1 800 547 3000

See our Worldwide Directory

  • Contact Us
  • Support Center
  • Give us Feedback
©2021 Siemens Digital Industries Software. All Rights Reserved.
Terms of Use Privacy Cookie Policy